



US 20050237281A1

(19) **United States**

(12) **Patent Application Publication** Tam (10) Pub. No.: US 2005/0237281 A1
(43) Pub. Date: Oct. 27, 2005

(54) PIXEL CIRCUIT

Publication Classification

(75) Inventor: **Simon Tam**, Cambridge (GB)

(51) Int. Cl.⁷ G09G 3/30

Correspondence Address:

Correspondence Address:
OLIFF & BERRIDGE, PLC

SEPP & BERRIDGE, P.C.
P.O. BOX 19928
ALEXANDRIA, VA 22320 (US)

(57) **ABSTRACT**

(73) Assignee: **SEIKO EPSON CORPORATION**,
Tokyo (JP)

It is known to compensate for threshold voltage variation of driving transistors in pixel circuits that drive light emission devices such as current driven organic light emission devices. However, programming and initialisation of such pixel circuits can be slow and require a plurality of control or signal lines. The present invention provides a pixel circuit comprising an n-channel transistor for diode-connecting the driver transistor and a means for reducing the number of signal and control lines.

(21) Appl. No.: 11/067,669

(22) Filed: Feb. 28, 2005

(30) **Foreign Application Priority Data**

Mar. 4, 2004 (GB) 0404919.3




Fig.1.

(Prior Art)




Fig.3.






Fig. 2.
(Prior Art)



“A self-compensated voltage programming pixel structure for active-matrix organic light emitting diodes,” by S.M. Choi, et. al., International Display Workshop 2003, Pp.535-538 (2003)

Fig.4.







Fig. 6.




Fig.7.




Fig.8.




Fig. 9.




Fig.10(a)




Fig.10(c)




Fig.10(b)




Fig.10(d)




Fig.11(a)




Fig11(c)




Fig.11(b)





Fig.11(d)






Fig. 13.




Fig.14.




Fig.15.




Fig. 16(b)




Fig. 16(a)




Fig.17.




Fig.18.





Fig.19.



PIXEL CIRCUIT

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates, in general, to a pixel circuit of a type employed in a display system using a current driven organic or other light-emission device as a light source.

[0003] 2. Description of the Prior Art

[0004] Display systems commonly comprise an array of pixel circuits having an organic light-emitting device (OLED) as a light source and a driving circuit for driving the OLED in accordance with a received data signal. The OLED consists of a light-emitting polymer (LEP) layer sandwiched between an anode layer and a cathode layer. Electrically, the OLED operates as a diode whilst optically, the OLED emits light when forward biased with the brightness of the emitted light increasing as the forward bias current increases. By integrating the driving circuits of individual pixel circuits in the array using low-temperature polysilicon Thin Film Transistor (TFT) technology, it is possible to control the brightness of each individual OLED in order to provide a still or a moving image on the display.

[0005] Since an OLED is a current driven device, if the pixel circuit receives a voltage signal, a driver transistor or the like is required to supply an appropriate level of current to the OLED in response to the received voltage signal. An example of a known voltage driven pixel circuit for an active matrix OLED display is illustrated in FIG. 1. Referring to FIG. 1, a pixel circuit 10 comprises a first p-channel TFT T₁ and a second p-channel TFT T₂ per pixel. The first TFT T₁ is a switch for addressing the pixel circuit 10 and comprises a terminal coupled to a first supply line 12 for receiving a voltage data signal VData. The first TFT T₁ also comprises a gate terminal coupled to a second supply line 14 for receiving a supply voltage VSEL, and a terminal coupled to a gate terminal of the second TFT T₂. The second TFT T₂ comprises a terminal coupled to a third supply line 16 for receiving a supply voltage VDD, and a terminal coupled to an anode terminal of an OLED 18, a cathode terminal of the OLED 18 being coupled to ground. The second TFT T₂ is an analogue driver TFT for converting the voltage data signal VData into a current signal that in turn drives the OLED 18 at a designated brightness.

[0006] Display systems employing an array of voltage driven pixel circuits as illustrated in FIG. 1 can experience non-uniformity problems in their displayed images even though individual driving TFTs in the array are supplied with an identical voltage data signal and supply voltage. The non-uniformity arises due to a spatial variation in the threshold voltage of individual driving TFTs within the array of pixel circuits that form the display. Each OLED is therefore driven at a different brightness corresponding to the difference in threshold voltage between the driving TFTs. One approach to solving the non-uniformity problem has been disclosed by S. M. Choi, et al. in "A self-compensated voltage programming pixel structure for active-matrix organic light emitting diodes", International Display Workshop 2003, p 535-538. A pixel circuit embodiment as disclosed by Choi et al., is illustrated in FIG. 2.

[0007] Referring to FIG. 2, a pixel circuit 20 for compensating voltage threshold variations of individual driving

TFTs comprises six TFTs M1, M2, M3, M4, M5 and M6, one capacitor C1 and two horizontal control lines, scan[n-1] and scan[n]. M2, M3, M4, M5 and M6 are switching TFTs, and M1 is an analogue driver TFT for providing a current that in turn drives an OLED 22 at a designated brightness during a time period of one frame.

[0008] In operation, the fourth TFT M4 provides a current path to establish a gate terminal voltage of the driver TFT M1 at a predetermined value. The capacitor C1 is a storage capacitor and stores the gate terminal voltage of the driver TFT M1. Since the pixel circuit 20 requires two row line time to complete data programming operation, the scan[n] (present row scan) and the scan[n-1] (previous row scan) signals are applied to program the pixel circuit 20.

[0009] During the previous row scan, when the scan[n-1] signal is logic low, a gate terminal voltage of the driver TFT M1 is charged to a voltage V_I in a step referred to as initialisation. Next and during the present row scan, when the scan[n] signal is logic low, TFT M2 and TFT M3 are turned on so that the voltage data signal data[m] is programmed to a gate node of the driver TFT M1 through diode connected driver TFT M1. At this time, the programmed voltage at the gate node of the driver TFT M1 is automatically reduced to a value data signal voltage data[m] less a threshold voltage V_{TH} of the driver TFT M1. During initialisation and programming TFTs M5 and M6 are turned off.

[0010] Following the previous and present row scans, TFT M5 and TFT M6 are turned on by an em[n] signal to establish a current path from VDD to ground so that current can flow through the driver TFT M1 and drive the OLED 22. The driver TFT M1 therefore moderates the current independently of the voltage threshold V_{TH}.

[0011] Although the above pixel circuit 20 provides a means for compensating voltage threshold variations of individual driving TFTs, there is a need to increase the speed at which a pixel circuit can be programmed because an increase in programming speed is necessary in order that display systems can perform adequately when supplied with high bandwidth data or when employed in large size displays. Furthermore, there is a need for smaller display systems featuring lower power consumption in order to prolong the life of the power supply and expand the functionality of the system.

SUMMARY OF THE INVENTION

[0012] According to an aspect of the present invention, there is provided a pixel circuit comprising:

[0013] a first transistor and a capacitor connected in series between a power supply line and a reference line, a gate terminal of the first transistor arranged to receive a first control signal;

[0014] a driving transistor and a light emitting device connected in series between the power supply line and a further line, the driving transistor having a gate terminal connected to a first node, which is between the first transistor and the capacitor, and a first terminal for receiving a data signal; and

[0015] a second transistor arranged to diode-connect the driving transistor in response to a second control

signal received at a gate terminal of the second transistor, whereby the data signal can be passed through the driving transistor when diode-connected and held at the first node, the second transistor being an n-channel type transistor.

[0016] Preferably, a third transistor is connected in series between the power supply line and the driving transistor and a fourth transistor is connected in series between the light emitting device and the driving transistor, wherein one terminal of the second transistor is coupled to a second terminal of the driving transistor at a second node between the driving transistor and the third transistor.

[0017] Preferably, the third and fourth transistors are p-channel type transistors and their gate terminals are arranged to receive the second control signal. More preferably, a fifth transistor is connected between a data signal line and a third node between the driving transistor and the fourth transistor. The fifth transistor may be of an n-channel type transistor and comprise a gate terminal to receive the second control signal.

[0018] Preferably, a sixth transistor is coupled in series between the fourth transistor and the light emitting device, the sixth transistor being of the opposite channel type to the first transistor and having a gate terminal to receive the first control signal.

[0019] Preferably, a seventh transistor is coupled in series between the gate terminal of the driving transistor and the first node and an eighth transistor is coupled between the power supply line and a fourth node between one terminal of the seventh transistor and the gate terminal of the driving transistor, wherein the eighth transistor is of the same channel type as the first transistor and the seventh transistor is of the opposite channel type to the first transistor, the gate terminals of the seventh and eighth transistors being arranged to receive the first control signal.

[0020] The pixel circuit may further comprise a ninth transistor coupled between the first node and the terminal of the second transistor that is connected to the gate terminal of the driving transistor and a tenth transistor coupled between the first node and the other terminal of the second transistor that is connected to a second terminal of the driving transistor, wherein the ninth transistor is a p-channel type transistor and the tenth transistor is an n-channel type transistor and the gate terminals of the ninth and tenth transistors are arranged to receive the first and second control signals respectively.

[0021] According to another aspect of the present invention, there is provided a pixel circuit for driving a current driven element, comprising:

[0022] a first transistor of which a conduction state corresponds to a current level of a driving current that is supplied to the current driven element, the first transistor having a first gate terminal, a first terminal, and a second terminal;

[0023] a second transistor having a second gate terminal; and

[0024] a third transistor arranged to control electrical connection between the first gate terminal and one of the first terminal and the second terminal, the third transistor having a third gate terminal,

[0025] the first terminal arranged to receive a data signal through the second transistor, the data signal determining the conduction state of the first transistor, and

[0026] a conduction type of the first transistor being different from a conduction type of the second transistor.

[0027] According to another aspect of the present invention, there is provided a pixel circuit for driving a current driven element, comprising:

[0028] a first transistor of which a conduction state corresponds to a current level of a driving current that is supplied to the current driven element, the first transistor having a first gate terminal, a first terminal, and a second terminal;

[0029] a second transistor having a second gate terminal; and

[0030] a third transistor arranged to control electrical connection between the first gate terminal and one of the first terminal and the second terminal, the third transistor having a third gate terminal;

[0031] the first terminal arranged to receive a data signal through the second transistor, the data signal determining the conduction state of the first transistor, and

[0032] a conduction type of the first transistor being different from a conduction type of the third transistor.

[0033] Preferably, a fourth transistor having a fourth gate terminal is coupled in series between the current driven element and the first transistor. More preferably, a conduction type of the fourth transistor is different from a conduction type of the second transistor.

[0034] Preferably, a fifth transistor having a fifth gate terminal is coupled in series between the first transistor and a power supply line from which the driving current is supplied to the current driven element through the first transistor.

[0035] A conduction type of the fourth transistor may be the same as a conduction type of the fifth transistor. The conduction type of the first transistor may be of a p-channel type. Preferably, the fourth gate terminal, the second gate terminal and the third gate terminal are connected to one signal line. Preferably, the fifth gate terminal, the second gate terminal and the third gate terminal are connected to one signal line. Preferably, a sixth transistor is coupled in series between the fourth transistor and the current driven element.

[0036] Preferably, the first gate is connected to a power supply line through a capacitor. More preferably, a seventh transistor is connected between the first gate and the first capacitor.

[0037] Preferably, an eighth transistor is connected directly between the power supply line and the first gate.

[0038] Preferably, a ninth transistor is connected between the capacitor and the second terminal.

[0039] According to another aspect of the present invention, there is provided a display apparatus comprising a plurality of pixel circuits as described above. Preferably, the display apparatus is formed with at least a first signal line, a second signal line, a third signal line and a data signal line in a matrix, the first control signal line providing a first control signal for a first pixel circuit and the second control signal line providing a second control signal for the first pixel circuit; wherein a first control signal for a second pixel circuit is the second control signal for the first pixel circuit provided by the second control line, and the third control line provides a second control signal for the second pixel circuit.

[0040] According to another aspect of the present invention, there is provided a method of driving a pixel circuit comprising:

[0041] applying a first control signal to switch on a first transistor connected between a power supply line and a reference line and in series with a first capacitor;

[0042] applying a second control signal to switch on a second transistor to diode-connect a driving transistor, the second transistor being an n-channel transistor and the driving transistor being connected in series to a light emitting device between the power supply line and a further line, a gate terminal of the driving transistor being connected to a first node between the first transistor and the first capacitor and a first terminal of the driving transistor arranged to receive a data signal;

[0043] applying the first control signal to switch off the first transistor;

[0044] applying the data signal to the first terminal of the driving transistor;

[0045] applying the second control signal to switch off the second transistor.

[0046] Preferably, the method further comprises applying the second control signal to a third transistor connected in series between the power supply and the driving transistor and to a fourth transistor connected in series between the light emitting device and the driving transistor to switch off the third and fourth transistors whilst the second transistor is switched on, and switch on the third and fourth transistors whilst the second transistor is switched off, wherein one terminal of the second transistor is coupled to one terminal of the driving transistor at a second node between the driving transistor and the third transistor.

[0047] Preferably, the third and fourth transistors are p-channel type transistors. Preferably, the method also comprises applying the second control signal to a fifth transistor connected between a data signal line and a third node between the driving transistor and the fourth transistor to switch on the fifth transistor whilst the second transistor is switched on and switch off the fifth transistor whilst the second transistor is switched off.

[0048] Preferably, the method further comprises applying the first control signal to a sixth transistor coupled in series between the fourth transistor and the light emitting device, to switch off the sixth transistor whilst the first transistor is

switched on, the sixth transistor being of the opposite channel type to the first transistor.

[0049] Preferably, the method also includes applying the first control signal to a seventh transistor coupled in series between the gate terminal of the driving transistor and the first node and to an eighth transistor coupled between the power supply line and a fourth node between one terminal of the seventh transistor and the gate terminal of the driving transistor, wherein the eighth transistor is of the same channel type as the first transistor and the seventh transistor is of the opposite channel type to the first transistor, to switch off the seventh transistor and to switch on the eighth transistor whilst the first transistor is switched on.

[0050] Preferably, the method further comprises applying the first control signal to a ninth transistor connected between the first node and the terminal of the second transistor that is connected to the gate terminal of the driving transistor and applying the second control signal to a tenth transistor coupled between the first node and the other terminal of the second transistor that is connected to a second terminal of the driving transistor, wherein the ninth transistor is a p-channel type transistor and the tenth transistor is an n-channel type transistor, to switch off the ninth transistor when the first transistor is switched on and to switch on the tenth transistor when the second transistor is switched on.

[0051] The reference line may be a data signal line, or, wherein the first transistor is connected in series between the fifth transistor and the capacitor, the data signal line is the reference line, the method further comprising:

[0052] after applying the first control signal to switch on the first transistor and before applying the first control signal to switch off the first transistor, applying a pre-charge signal on the data signal line, the pre-charge signal having a value lower than the data signal.

[0053] According to another aspect of the present invention, there is provided a method of driving a pixel circuit that includes a first transistor having a first gate terminal, a first terminal and a second terminal, a second transistor having a second gate terminal, a third transistor that has a third gate terminal and that controls electrical connection between the first gate terminal and the second terminal, a fourth terminal that controls electrical connection between a current driven element and the first transistor, and a fifth terminal that controls electrical connection between the second terminal and a predetermined voltage, the method comprising:

[0054] producing a first state of the pixel circuit in which the second terminal being set to a predetermined voltage by turning on the fifth transistor;

[0055] producing a second state of the pixel circuit in which the first terminal is electrically connected to the second terminal through the third transistor at least a part of a first period during which the first terminal receives a data signal through the second transistor; and

[0056] producing a third state of the pixel circuit in which a driving current of which a current level corresponds to a conduction state set through the

second state is supplied to a current driven element through the first transistor and the fourth transistor,

[0057] the second terminal being electrically disconnected from the predetermined voltage in the second state,

[0058] the first terminal being electrically disconnected from the current driven element in the second state, and

[0059] one control signal being supplied to the second gate terminal, the third terminal, the fourth terminal, and the fifth terminal in common.

[0060] When in use, the time taken for initialisation and programming of the pixel circuit according to the present invention is reduced thereby providing a more efficient, faster and more versatile display system than in the prior art. The third signal $em[n]$ used in the prior art is no longer required since the arrangement of the pixel circuit permits signals $em[n]$ and $scan[n]$ to be replaced by a single control signal. In a preferred embodiment, a reference signal supply line is no longer required thereby providing a more compact display system.

[0061] The number of control lines can also be reduced thereby also providing a more compact and efficient display system than is known from the prior art.

BRIEF DESCRIPTION OF THE DRAWINGS

[0062] Embodiments of the present invention will now be described by way of further example only and with reference to the accompanying drawings, in which:

[0063] FIG. 1 is a schematic diagram of a prior art voltage driven pixel circuit for an active matrix OLED display;

[0064] FIG. 2 is a schematic diagram of a prior art self-compensated voltage programming pixel structure for an active-matrix OLED display;

[0065] FIG. 3 is a schematic diagram illustrating two ways to diode connect a transistor;

[0066] FIG. 4 is a schematic diagram of a pixel circuit according to a first embodiment of the present invention;

[0067] FIG. 5 is a schematic diagram illustrating a section of the pixel circuit of FIG. 4 at a steady state voltage;

[0068] FIG. 6 is a schematic diagram of a pixel circuit according to a second embodiment of the present invention;

[0069] FIG. 7 is a schematic diagram of a pixel circuit according to a third embodiment of the present invention;

[0070] FIG. 8 is a schematic diagram of a pixel circuit according to a fourth embodiment of the present invention;

[0071] FIG. 9 is a schematic diagram of a pixel circuit according to a fifth embodiment of the present invention;

[0072] FIG. 10 is a schematic diagram of general driving waveforms for the pixel circuits as illustrated in FIGS. 4, 6, 7, 8 and 9;

[0073] FIG. 11 is a schematic diagram of general driving waveforms for the pixel circuits as illustrated in FIGS. 6, 7, 8 and 9;

[0074] FIG. 12 is a schematic diagram of architecture for the pixel circuits as illustrated in FIGS. 4, 6, 7 and 8;

[0075] FIG. 13 is a schematic diagram of architecture for the pixel circuits as illustrated in FIG. 9;

[0076] FIG. 14 is a schematic diagram of a simulation of a voltage at the node newdg for the pixel circuit as illustrated in FIG. 4;

[0077] FIG. 15 is a schematic diagram of a simulation of an output current for varying values of ΔV_T ;

[0078] FIG. 16 is a schematic diagram of a simulation of an output current for different input voltages and for varying values of ΔV_T ;

[0079] FIG. 17 is a schematic view of a mobile telephone incorporating a display system according to the present invention;

[0080] FIG. 18 is a schematic view of a mobile personal computer incorporating a display system according to the present invention; and

[0081] FIG. 19 is a schematic view of a digital camera incorporating a display system according to the present invention.

DETAILED DESCRIPTION

[0082] Throughout the following description like reference numerals shall be used to identify like parts.

[0083] Referring to FIG. 3, a driver transistor 74 having pins 1, 2, 3 can be diode-connected in two ways although in either configuration of a diode-connected transistor, a gate terminal is always connected to a drain terminal. Pins 1 and 2 can be connected thereby forming a cathode terminal with pin 3 forming an anode terminal. Alternatively, pins 2 and 3 can be connected thereby forming a cathode terminal with pin 1 forming an anode terminal.

[0084] As noted above, similar TFTs have varying threshold voltages even when they are manufactured at the same time and by the same process. All TFTs in an array can be considered to have a common nominal threshold voltage V_T . In addition, individual TFTs can be considered to have different threshold voltage variations ΔV_T . Thus, the actual threshold voltage for each TFT is $V_T + \Delta V_T$, with ΔV_T varying between TFTs.

[0085] In the present invention, driver transistors have the property that the threshold voltage $V_T + \Delta V_T$ is the same irrespective of the direction in which current flows—in other words, which terminal is set as the source and which terminal is set as the drain.

[0086] Driver transistors that are symmetrical between the source and the drain terminal and which have not been stressed have this property. In symmetrical transistors, the source and drain terminal are equally doped and are symmetrical with respect to the gate terminal. Such transistors are commonly self-aligned. For a symmetrical driver transistor 74 with a nominal threshold voltage V_T and a threshold voltage variation ΔV_T , the observed threshold voltage of the driver transistor 74 when diode connected remains $V_T + \Delta V_T$ and is independent of the way the driver transistor 74 is diode connected.

[0087] Referring to **FIG. 4**, a pixel circuit **50** according to a first embodiment of the present invention comprises a first rail **52** having a first node **54** coupled to a first terminal of a first capacitor **56**. A second terminal of the first capacitor **56** is coupled to a second node **58** (referred to as newdg) which is coupled to a source terminal of a first n-channel transistor **60** and a third node **62**. The first n-channel transistor **60** comprises a gate terminal and also a drain terminal that is coupled to a second rail **64**.

[0088] The first rail **52** comprises a fourth node **66** coupled to a source terminal of a first p-channel transistor **68** comprising a gate terminal coupled to a fifth node **70** and a drain terminal coupled to a sixth node **72** (referred to as int). The sixth node **72** int is coupled to a first terminal of the driver transistor **74** comprising a gate terminal and a third terminal. The driver transistor **74** is a second p-channel transistor. As best seen with reference to **FIG. 3** and also described in detail later with reference to **FIG. 5**, the first terminal and the third terminal of the driver transistor **74** can interchange as a source and a drain terminal depending upon whether the driver transistor **74** is diode-connected. The third terminal of the driver transistor **74** is coupled to a seventh node **76** (referred to as ipn) and the gate terminal is coupled to the third node **62**.

[0089] The sixth node **72** int is also coupled to a source terminal of a second n-channel transistor **78** comprising a gate terminal coupled to an eighth node **80** and a drain terminal coupled to the third node **62**. The eighth node **80** is coupled to an ninth node **82** which is coupled to a gate terminal of a third n-channel transistor **84** and to a gate terminal of a third p-channel transistor **86**. A drain terminal of the third n-channel transistor **84** is coupled to the seventh node **76** ipn and a source terminal is coupled to a third rail **88**. A source terminal of the third p-channel transistor **86** is coupled to the seventh node **76** ipn and a drain terminal is coupled to an anode terminal of an OLED **96** comprising a cathode terminal coupled to the fourth rail **94**. A second capacitor **92** is also included in the pixel circuit **50** to represent an associated parasitic capacitance of the OLED **96**.

[0090] With reference to the description above and throughout the following description, a reference to a node in the pixel circuit **50** is descriptive only. As an example, nodes **70**, **80**, and **82** of **FIG. 4** can, alternatively, be illustrated as one connection.

[0091] In operation, a voltage VDD for example of 5V is applied across the pixel circuit **50** to drive the OLED **96**, although other voltages can be used. As discussed above with reference to **FIG. 3**, the driver transistor **74** has a nominal threshold voltage VT and a threshold voltage variation ΔV_T . The observed threshold voltage of the driver transistor **74** when diode connected is therefore $V_T + \Delta V_T$. The threshold voltage variation ΔV_T is represented in **FIG. 4** and those following by a variable voltage source connected in series with the gate terminal of the driver transistor **74**. The first n-channel transistor **60**, second n-channel transistor **78** and third n-channel transistor **84** together with the first p-channel transistor **68** and third p-channel transistor **86** operate as switches under the control of a first signal **1** and a second signal **φ2** whilst the second p-channel transistor is the driver transistor **74** for supplying a controlled level of current to the OLED **96**.

[0092] The pixel circuit **50** has three stages of operation: a pre-charge stage, a self-adjustment stage and an output stage.

[0093] In the pre-charge stage, the first signal **φ1** is logic 1 and is applied to the gate terminal of the second n-channel transistor **78**, the third n-channel transistor **84**, the first p-channel transistor **68** and the third p-channel transistor **86**. The second n-channel transistor **78** and the third n-channel transistor are therefore switched on whilst the first p-channel transistor **68** and the third p-channel transistor **86** are switched off. Also in the pre-charge stage, the second signal **φ2** is logic 1 and is applied to the gate terminal of the first n-channel transistor **60** thereby switching on the first n-channel transistor **60**. The driver transistor **74** is therefore diode-connected using the second n-channel transistor **78**, isolated from the V_{DD} to ground path by the switching off of the first p-channel transistor **68** and the second node **58** newdg is earthed through the switching on of the first n-channel transistor **60**.

[0094] The third rail **88** is at a voltage V_{DAT} that in the pre-charge stage of the present embodiment is, for example, 0V although other voltages can be used. Consequently, the second node **58**, newdg, is pre-charged to a voltage V_{newdg} equal to that of the second rail **64** such as ground (0V) and the pixel circuit **50** can be represented by the pixel circuit **50** illustrated in **FIG. 5(a)**. As such, the voltage across the first capacitor **56** which is given by $V_{DD} - V_{newdg} = 5V$.

[0095] The second node **58** newdg and the sixth node **72** int are connected through the second n-channel transistor **78** and the voltage across the second node **58** V_{newdg} equals the voltage across the sixth node **72** Vint. The supply rail **88** that supplies the voltage V_{DAT} is connected to the seventh node **76** ipn through the third n-channel transistor **84** and the voltage across the seventh node **76** Vipn equals V_{DAT} . As such, the second node **58** newdg is the cathode terminal and the seventh node **76** ipn is the anode terminal of the diode-connected driver transistor **74**.

[0096] In the self-adjustment stage, and more particularly during data transfer of the self-adjustment stage, the first signal **φ1** remains logic 1 applied to the gate terminal of the second n-channel transistor **78**, the third n-channel transistor **84**, the first p-channel transistor **68** and the third p-channel transistor **86**. The second n-channel transistor **78** and the third n-channel transistor remain switched on whilst the first p-channel transistor **68** and the third p-channel transistor **86** remain switched off.

[0097] The second signal **φ2** becomes logic 0 applied to the gate terminal of the first n-channel transistor **60** thereby switching off the first n-channel transistor **60** causing the second node, newdg to no longer be earthed.

[0098] Voltage V_{DAT} now pulses to a required value of V_{DAT} for driving the OLED **96**, for example 3V. Preferably, the commencement of the pulse to the required value of V_{DAT} occurs simultaneously or later than the switching off of the first n-channel transistor **60**.

[0099] Since the second node **58**, newdg, is pre-charged to ground (0V) and is less than V_{DAT} (3V), the diode-connected driver transistor **74** is forward-biased and current, I , flows to the first capacitor **56** to discharge the first capacitor **56** until a steady state is reached.

[0100] At steady state, $V_{newdg} = V_{DAT} - (V_T + \Delta V_T)$. The voltage across the first capacitor **56** is therefore: $V_{DD} - V_{newdg} = V_{DD} - (V_{DAT} - (V_T + \Delta V_T))$. If a value of 1.1V is provided for the nominal threshold voltage V_T , the voltage across the first capacitor **56** at steady state equals 3.1V + ΔV_T . The time taken for steady state to be reached is primarily dependent upon the RC time constant generated between the first capacitor **56** and the impedance of the second n-channel transistor **78** that enables the driving transistor **74** to be diode-connected. Although less significant, the resistance of the driver transistor **74** and the third n-channel transistor **84** also contribute to the time taken for steady state to be reached.

[0101] The effective voltage of the gate terminal, $V_{dg} = V_{newdg} + \Delta V_T$. Therefore, when steady state is reached, the effective voltage of the gate terminal V_{dg} can be written as $V_{dg} = V_{DAT} - V_T = 1.9V$ which is independent of any threshold variation ΔV_T .

[0102] In the output stage, the first signal $\phi 1$ is logic 0 and is applied to the gate terminal of the second n-channel transistor **78**, the third n-channel transistor **84**, the first p-channel transistor **68** and the third p-channel transistor **86**. The second n-channel transistor **78** and the third n-channel transistor are therefore switched off whilst the first p-channel transistor **68** and the third p-channel transistor **86** are switched on. In the output stage, the second signal $\phi 2$ remains logic 0.

[0103] As best shown in FIG. 5(b), in the output stage, the driver transistor **74** is no longer diode-connected between the first terminal and the gate terminal and therefore acts as a constant current source for the OLED **96**. The amplitude of the current passed to the OLED **96** by the driver transistor **74** is dependent on the value of V_{DAT} (more specifically, the value that V_{DAT} pulses to in the self-adjustment stage) and not the threshold variation ΔV_T . Therefore, all pixel circuits **50** in an array forming a display are driven to the same brightness for the same value of V_{DAT} .

[0104] Exemplary driving waveforms for the pixel circuit **50** as illustrated in FIG. 4 are illustrated in FIG. 10. Referring to FIG. 10(a), the first signal $\phi 1$ and the second signal $\phi 2$ are both logic 1 indicating the commencement of the pre-charge stage in order to set the second node **58** $newdg$ to a voltage equal to ground as described above. As the second signal $\phi 2$ drops to logic 0, the self-adjustment stage commences and V_{DAT} pulses to a value of e.g., 3V. Since, the second node **58**, $newdg$, is pre-charged to a voltage equal to that of ground and is less than V_{DAT} (3V), the diode-connected driver transistor **74** is forward-biased and current, I , flows to the first capacitor **56** to discharge the first capacitor **56** until a steady state is reached. On reaching a steady state, the first signal $\phi 1$ becomes logic 0 and the output stage commences so as to drive the OLED **96** independently of threshold variation ΔV_T . As should be appreciated by a person skilled in the art, the driving waveforms illustrated in FIGS. 10(b) to (d) are also equally applicable for use with the pixel circuit **50** described above.

[0105] In common with the arrangements discussed below, the arrangement shown in FIG. 4 has the advantages that the time taken for initialisation and programming of the pixel circuit is significantly reduced compared with prior art arrangements, thereby providing a more efficient, faster and more versatile display system. Moreover, the size of an

individual pixel circuit is reduced in the present invention, thereby providing a more compact and efficient display with an improved aperture ratio.

[0106] In an alternative embodiment to the pixel circuit **50** of FIG. 4, the first n-channel transistor **60** is coupled to a supply line V_{ss} instead of the second rail **64**. The cathode terminal of the OLED **96** can also or instead be coupled to the supply line V_{ss} rather than to the fourth rail **94**.

[0107] Referring to FIG. 6, the pixel circuit **50** of FIG. 4 according to a second embodiment of the present invention comprises an additional fourth p-channel transistor **98** comprising a source terminal coupled to the drain terminal of the third p-channel transistor **86** and a drain terminal coupled to the anode terminal of the OLED **96**.

[0108] In operation, in the pre-charge stage, the second signal $\phi 2$ is applied to a gate terminal of the fourth p-channel transistor **98**. The first n-channel transistor **60** is switched on and the fourth p-channel transistor **98** is switched off thereby isolating the OLED **96** during the pre-charge stage even if the first signal $\phi 1$ is logic 0 when the second signal $\phi 2$ is logic 1. The second embodiment therefore allows different driving waveforms to be used as described below with reference to FIGS. 11(a) and 11(b).

[0109] Referring to FIGS. 11(a) and (b), the second signal $\phi 2$ is logic 1 prior to the first signal $\phi 1$ becoming logic 1. If these driving waveforms were to be used in the circuit of FIG. 4, then when the second signal $\phi 2$ is logic 1 node $newdg$ **58** is earthed and the gate voltage of the p-type driving transistor is earthed as well. Thus, the driving transistor **74** may be briefly switched on before the first signal $\phi 1$ is logic 1 and transistors **68** and **86** are switched off. At that time, the OLED **96** would be briefly driven to the maximum brightness. However, in the pixel circuit of FIG. 6 this does not matter since switch **98** is switched off when switch **60** is switched on and the OLED **96** is isolated, as discussed above.

[0110] Referring to FIG. 7, the pixel circuit **50** of FIG. 4 according to a third embodiment of the present invention comprises an additional fifth p-channel transistor **102** and an additional fourth n-channel transistor **104**. The fourth n-channel transistor **104** comprises a source terminal coupled to the first rail **52** and a drain terminal coupled to a node **108** referred to as $newdg2$. The node $newdg2$ is coupled to the third node **62**—that is, node $newdg2$ and the third node **62** are technically the same—and to a first terminal of the fifth p-channel transistor **102**. The fifth p-channel transistor **102** comprises a second terminal coupled to the second node **58** ($newdg$).

[0111] In operation, in the pre-charge stage, the second signal $\phi 2$ is applied to a gate terminal of the fourth n-channel transistor **104** and a gate terminal of the fifth p-channel transistor **102**. When the second signal $\phi 2$ is logic 1 and the first n-channel transistor **60** is switched on, the fifth p-channel transistor **102** is switched off and the fourth n-channel transistor **104** is switched on thereby ensuring that the driver transistor **74** is also off in order to isolate the OLED **96**.

[0112] Driving waveforms described above and below with reference to FIGS. 11(a) and 11(b) can also be used with the pixel circuit **50** shown in FIG. 7. More specifically, in FIG. 7 node $newdg2$ **108** is held at V_{DD} all the time that node $newdg$ **58** is earthed, so the gate voltage of the driving

transistor equals V_{DD} and the driving transistor is not switched on. Accordingly, there is no need for transistor 98 provided in FIG. 6.

[0113] In an alternative to the arrangement shown in FIG. 7, transistor 104 can be changed from an n-channel transistor to a p-channel transistor and transistor 102 can be changed from a p-channel transistor to an n-channel transistor. This is beneficial for drawing current from the power supply V_{DD} . However, with the gates of both of the thus altered transistors connected to the second signal ϕ_2 , the two transistors act as an inverter. If only this change were to be made, the resultant inverter would output the inverted second signal ϕ_2 bar at node newdg2. Thus, at the same time ϕ_2 is high so that transistor 60 is switched on and node newdg is earthed, the inverter formed by transistors 104, 102 would output the inverted ϕ_2 bar (in other words a low) at newdg2. In that circumstance, the p-type driving transistor would be switched on and the OLED would emit before ϕ_1 goes high and before the driving transistor is diode connected.

[0114] To counter this, a further inverter is added between the second signal line and the inverter formed by altered transistors 104, 102. Accordingly, the signal input to the inverter formed by altered transistors 104, 102 is ϕ_2 bar. Thus, at the same time ϕ_2 is high so that transistor 60 is switched on and node newdg is earthed, the inverter formed by transistors 104, 102 has ϕ_2 bar as an input and outputs the ϕ_2 (in other words a high) at newdg2. Consequently, the p-type driving transistor is switched off so the OLED 96 does not emit before ϕ_1 goes high and before the driving transistor is diode connected.

[0115] Referring to FIG. 8, a fourth embodiment of the present invention comprises the pixel circuit 50 of FIG. 7 with the fourth n-channel transistor 104 in an alternative configuration. The fourth n-channel transistor 104 comprises a terminal coupled to the sixth node 72 int and a terminal coupled to the second node newdg. The fourth n-channel transistor 104 comprises a gate terminal coupled to the eighth node 80 for receiving the first signal ϕ_1 .

[0116] In operation and when the first signal ϕ_1 is logic 1 during the pre-charge stage and the self-adjustment stage, the fourth n-channel transistor 104 is switched on in order to improve the conductive path between the seventh node ipn and the second node newdg.

[0117] Referring to FIG. 9, the pixel circuit 50 of FIG. 4 according to a fifth embodiment of the present invention comprises a terminal of the first n-channel transistor 60 coupled to the seventh node ipn instead of being coupled to the second rail 64. Therefore, the driver transistor 74 is coupled to a terminal of the third p-channel transistor 86 and a terminal of the third n-channel transistor 84.

[0118] In operation, the voltage V_{DAT} provides a pre-charge stage voltage to the second node newdg through the first n-channel transistor 60 and the third n-channel resistor 84. Therefore the second rail 64 is no longer needed as ground (0V) nor as replaced by a supply line V_{SS} . During the pre-charge stage, the voltage V_{DAT} must be less than the voltage that V_{DAT} pulses to in the self-adjustment stage so that the driver transistor 74 can behave as a forward-biased diode-connected transistor.

[0119] Exemplary driving waveforms for the pixel circuit 50 as illustrated in FIG. 9 are illustrated in FIG. 11(b). In

the pre-charge stage, when the first signal ϕ_1 is logic 0 and the second signal ϕ_2 becomes logic 1, node newdg initially discharges through the first n-channel transistor 60, the third p-channel transistor 86 and the OLED 96 to ground. The first signal ϕ_1 becomes logic 1 and V_{DAT} increases to a value V_{DAT} low. As such, the driver transistor 74 becomes diode connected and the node newdg is initialised to the voltage V_{DAT} low through the third n-channel transistor 84 and the first n-channel transistor 60, the driver transistor 74 and the second n-channel transistor 78.

[0120] As the second signal ϕ_2 drops to logic 0, and in the self-adjustment stage, V_{DAT} low increases to a value V_{DAT} high. As such, the node newdg increases to a value V_{DAT} high—($V_T + \Delta V_T$) through the third n-channel transistor 84, the driver transistor 74 and the second n-channel transistor 78.

[0121] At the output stage, the first signal ϕ_1 is logic 0 and the driver transistor 74 is no longer diode-connected between the first terminal and the gate terminal. The driver transistor 74 therefore acts as a constant current source for the OLED 96 through the first p-channel transistor 68, the driver transistor 74 and the third p-channel transistor 86. The amplitude of the current passed to the OLED 96 by the driver transistor 74 is dependent on the value of V_{DAT} (more specifically, the value of V_{DAT} high in the self-adjustment stage) and not the threshold variation ΔV_T . Therefore, all pixel circuits 50 in an array forming a display are driven to the same brightness.

[0122] In a further alternative, the transistor 98 shown in FIG. 6 can also be included in each of the arrangements shown in FIGS. 7 to 9. Thus, in each case the pixel circuit includes p-channel transistor 98 coupled in series between transistor 86 and the OLED 96. The control signal ϕ_2 is applied to the gate of p-channel transistor 98 so that p-channel transistor 98 is switched off whilst n-channel transistor 60 is switched on.

[0123] Referring to FIG. 12, an architecture for the pixel circuit 50 as illustrated in FIGS. 4, 6, 7, and 8 is shown in an array 150 forming a display system. The array 150 is driven by any one of the exemplary waveforms of FIG. 10 or FIG. 11(a). Each pixel circuit 50 of the array 150 comprises a ground line Gnd, which can be replaced by a supply line V_{SS} as discussed above. The architecture also comprises two separate horizontal control lines to supply the first and second supply signals ϕ_1 and ϕ_2 .

[0124] Referring to FIG. 13, an architecture for the pixel circuit 50 as illustrated in FIG. 9 is shown in an array 200 forming a display system. By employing a waveform as illustrated in FIG. 11(d) in the case of the pixel circuit 50 as illustrated in FIG. 9 a reduction in the number of horizontal control lines is demonstrated when compared to the architecture of FIG. 12.

[0125] The reduction in the number of horizontal control lines is realised since the control line SEL,2 (referred to as a control signal $V_{SEL_{n+1}}$ in FIGS. 11(c) and (d)) provides both the first control signal ϕ_1 and the second control signal ϕ_2 for adjacent pixel circuits 50.

[0126] Of course, the architecture shown in FIG. 12, in which two signal lines are provided for each row of pixels, could be adjusted so that the capacitor in each pixel circuit discharges to a data line $VDAT$ instead of to ground Gnd,

similar to **FIG. 13**. By employing a waveform as illustrated in **FIG. 11(c)** in the case of the pixel circuit **50** as illustrated in **FIGS. 6, 7 and 8** a reduction in the number of horizontal lines would be demonstrated when compared to the architecture of **FIG. 12**.

[0127] Similarly, the architecture shown in **FIG. 13**, in which signal lines are shared between adjacent rows of pixels, could be adjusted so that the capacitor in each pixel circuit discharges to ground Gnd instead of to a data line VDAT, similar to **FIG. 12**. By employing a waveform as illustrated in **FIG. 11(b)** in the case of the pixel circuit **50** as illustrated in **FIG. 9 a** reduction in the number of horizontal control lines would be demonstrated when compared to the architecture of **FIG. 12**.

[0128] Of course, the arrays in **FIGS. 12 and 13** are also applicable to all suitable alternatives of the pixel circuits of the present invention, whether or not described above.

[0129] It is noted that in each of **FIGS. 11(a)** to **(d)** the first and second control signals **1** and **φ2** are overlapping. That is, **φ1** is high for a part of the time that **φ2** is high and **φ2** is high for a part of the time that **φ1** is high. However, **φ1** is also high for a part of the time that **φ2** is low and **φ2** is also high for a part of the time that **φ1** is low. This possibility of using overlapping control signals, which is hitherto unknown, allows increased scanning speeds and consequently improves the quality of displayed moving images.

[0130] Referring to **FIG. 14**, a simulation of the voltage Vnewdg at the second node **58** for the pixel circuit **50** as illustrated in **FIG. 4** is shown graphically against time in microseconds. In the pre-charge stage (labelled as PRESET in **FIG. 12**) the voltage Vnewdg drops substantially to ground (0V). In the self-adjustment stage (labelled as PROGRAM) in **FIG. 12** the voltage Vnewdg climbs to a value $V_{DAT} - (V_T + \Delta V_T)$ as VDAT pulses to a voltage for driving the OLED **96**. In the output stage (referred to as LOCKDOWN) in **FIG. 12**, the voltage Vnewdg is maintained by the first capacitor **56** until the process is repeated. As can be readily appreciated from **FIG. 12**, the voltage Vnewdg varies with respect to varying values of ΔV_T .

[0131] From **FIG. 14** it can be seen that the pre-charge and self-adjustment stages can be completed in a matter of only a few microseconds. This is approximately two orders of magnitude (or 100 times) faster than that achieved in the prior art. In addition, lower voltages can be used. Accordingly, the present invention provides improved display quality and reduced power consumption. Moreover, a pixel circuit and a display device according to the present invention are smaller and more compact than those of the prior art.

[0132] Referring to **FIG. 15**, a simulation of an output current (IOLED) for driving the OLED **96** is plotted against varying values of ΔV_T . As such, **FIG. 15** demonstrates that the output current IOLED is the same, irrespective of ΔV_T , so the pixel circuits forming an array can be driven to the same brightness despite varying values of ΔV_T .

[0133] **FIG. 16**, illustrates a similar effect. In **FIG. 16(a)**, the output current IOLED is plotted graphically against time in microseconds for varying values of input voltages, V_{DD} , which result in varying amplitudes of output current IOLED, and varying values of ΔV_T , which do not affect output IOLED. **FIG. 16(b)** shows variation of IOLED with variation in V_{DAT} , for different ΔV_T . The output current IOLED

is substantially equal, irrespective of ΔV_T , and therefore output currents IOLED for respective values of ΔV_T are superimposed. The pixel circuits forming an array can therefore be driven to the same brightness despite varying values of ΔV_T .

[0134] A display system **1000** using the pixel circuit **50** as described above is advantageous for use in small, mobile electronic products such as mobile phones, personal digital assistants (PDA), computers, CD players, DVD players and the like—although it is not limited thereto.

[0135] Several terminal devices in which the display system **1000** can be embedded will now be described.

[0136] An example in which the display system **1000** is applied to a portable or mobile phone will be described. **FIG. 17** is an isometric view illustrating the configuration of the portable phone. In the drawing, the portable phone **1200** is provided with a plurality of operation keys **1202**, an earpiece **1204**, a mouthpiece **1206**, and the display system **1000** in the form of a display panel. The mouthpiece **1206** or earpiece **1204** may be used for outputting speech.

[0137] An example in which the display system **1000** according to one of the above embodiments is applied to a mobile personal computer will now be described.

[0138] **FIG. 18** is an isometric view illustrating the configuration of this personal computer.

[0139] In the drawing, the personal computer **1100** is provided with a body **1104** including a keyboard **1102** and the display system **1000** in the form of a display panel.

[0140] Next, a digital still camera using the display system **1000** will be described. **FIG. 19** is an isometric view illustrating the configuration of the digital still camera and the connection to external devices in brief.

[0141] Typical cameras sensitise films based on optical images from objects, whereas the digital still camera **1300** generates imaging signals from the optical image of an object by photoelectric conversion using, for example, a charge coupled device (CCD). The digital still camera **1300** is provided with the display system **1000** in the form of a display panel at the back face of a case **1302** to perform display based on the imaging signals from the CCD. Thus, the display system **1000** functions as a finder for displaying the object. A photo acceptance unit **1304** including optical lenses and the CCD is provided at the front side (behind in the drawing) of the case **1302**. The display system **1000** may be embodied in the digital still camera.

[0142] Further examples of terminal devices, other than the portable phone shown in **FIG. 17**, the personal computer shown in **FIG. 18**, and the digital still camera shown in **FIG. 19**, include a personal digital assistant (PDA), television sets, view-finder-type and monitoring-type video tape recorders, car navigation systems, pagers, electronic notebooks, portable calculators, word processors, workstations, TV telephones, point-of-sales system (POS) terminals, and devices provided with touch panels. Of course, the display system of the present invention can be applied to any of these terminal devices.

[0143] The foregoing description has been given by way of example only and a person skilled in the art will appre-

ciate that modifications can be made without departing from the scope of the present invention.

1. A pixel circuit comprising:

a first transistor and a capacitor connected in series between a power supply line and a reference line, a gate terminal of the first transistor arranged to receive a first control signal;

a driving transistor and a light emitting device connected in series between the power supply line and a further line, the driving transistor having a gate terminal connected to a first node, which is between the first transistor and the capacitor, and a first terminal for receiving a data signal; and

a second transistor arranged to diode-connect the driving transistor in response to a second control signal received at a gate terminal of the second transistor, whereby the data signal can be passed through the driving transistor when diode-connected and held at the first node, the second transistor being an n-channel type transistor.

2. A pixel circuit according to claim 1, further comprising a third transistor connected in series between the power supply line and the driving transistor and a fourth transistor connected in series between the light emitting device and the driving transistor, wherein one terminal of the second transistor is coupled to a second terminal of the driving transistor at a second node between the driving transistor and the third transistor.

3. A pixel circuit according to claim 2, wherein the third and fourth transistors are p-channel type transistors and their gate terminals are arranged to receive the second control signal.

4. A pixel circuit according to claim 2 or 3, further comprising a fifth transistor connected between a data signal line and a third node between the driving transistor and the fourth transistor.

5. A pixel circuit according to claim 4, wherein the fifth transistor is an n-channel type transistor and comprises a gate terminal to receive the second control signal.

6. A pixel circuit according to claim 5, further comprising a sixth transistor coupled in series between the fourth transistor and the light emitting device, the sixth transistor being of the opposite channel type to the first transistor and having a gate terminal to receive the first control signal.

7. A pixel circuit according to claim 6, further comprising a seventh transistor coupled in series between the gate terminal of the driving transistor and the first node and an eighth transistor coupled between the power supply line and a fourth node between one terminal of the seventh transistor and the gate terminal of the driving transistor, wherein the eighth transistor is of the same channel type as the first transistor and the seventh transistor is of the opposite channel type to the first transistor, the gate terminals of the seventh and eighth transistors being arranged to receive the first control signal.

8. A pixel circuit according to claim 6, further comprising a ninth transistor coupled between the first node and the terminal of the second transistor that is connected to the gate terminal of the driving transistor and a tenth transistor coupled between the first node and the other terminal of the second transistor that is connected to a second terminal of the driving transistor, wherein the ninth transistor is a

p-channel type transistor and the tenth transistor is an n-channel type transistor and the gate terminals of the ninth and tenth transistors are arranged to receive the first and second control signals respectively.

9. A pixel circuit for driving a current driven element, comprising:

a first transistor of which a conduction state corresponds to a current level of a driving current that is supplied to the current driven element, the first transistor having a first gate terminal, a first terminal, and a second terminal;

a second transistor having a second gate terminal; and

a third transistor arranged to control electrical connection between the first gate terminal and one of the first terminal and the second terminal, the third transistor having a third gate terminal,

the first terminal arranged to receive a data signal through the second transistor, the data signal determining the conduction state of the first transistor, and

a conduction type of the first transistor being different from a conduction type of the second transistor.

10. A pixel circuit for driving a current driven element, comprising:

a first transistor of which a conduction state corresponds to a current level of a driving current that is supplied to the current driven element, the first transistor having a first gate terminal, a first terminal, and a second terminal;

a second transistor having a second gate terminal; and

a third transistor arranged to control electrical connection between the first gate terminal and one of the first terminal and the second terminal, the third transistor having a third gate terminal;

the first terminal arranged to receive a data signal through the second transistor, the data signal determining the conduction state of the first transistor, and

a conduction type of the first transistor being different from a conduction type of the third transistor.

11. The pixel circuit according to claim 9,

further comprising a fourth transistor that is coupled in series between the current driven element and the first transistor and that has a fourth gate terminal.

12. The pixel circuit according to claim 11,

a conduction type of the fourth transistor being different from a conduction type of the second transistor.

13. The pixel circuit according to claim 11,

further comprising a fifth transistor that is coupled in series between the first transistor and a power supply line from which the driving current is supplied to the current driven element through the first transistor and that has a fifth gate terminal.

14. The pixel circuit according to claim 13,

a conduction type of the fourth transistor being same as a conduction type of the fifth transistor.

15. The pixel circuit according to claim 9, wherein a conduction type of the first transistor is a p-channel type.

16. The pixel circuit according to claim 11, the fourth gate terminal, the second gate terminal and the third gate terminal being connected to one signal line.

17. The pixel circuit according to claim 13, the fifth gate terminal, the second gate terminal and the third gate terminal being connected to one signal line.

18. The pixel circuit according to claim 13, further comprising a sixth transistor that is coupled in series between the fourth transistor and the current driven element.

19. The pixel circuit according to claim 9, wherein the first gate is connected to a power supply line through a capacitor.

20. The pixel circuit according to claim 19, further comprising a seventh transistor connected between the first gate and the first capacitor.

21. The pixel circuit according to claim 20, further comprising an eighth transistor connected directly between the power supply line and the first gate.

22. The pixel circuit according to claim 20, further comprising a ninth transistor connected between the capacitor and the second terminal.

23. A display apparatus comprising a plurality of pixel circuits according to claim 1.

24. A display apparatus according to claim 23 formed with at least a first signal line, a second signal line, a third signal line and a data signal line in a matrix, the first control signal line providing a first control signal for a first pixel circuit and the second control signal line providing a second control signal for the first pixel circuit; wherein a first control signal for a second pixel circuit is the second control signal for the first pixel circuit provided by the second control line, and the third control line provides a second control signal for the second pixel circuit.

25. A method of driving a pixel circuit comprising:

- applying a first control signal to switch on a first transistor connected between a power supply line and a reference line and in series with a first capacitor;
- applying a second control signal to switch on a second transistor to diode-connect a driving transistor, the second transistor being an n-channel transistor and the driving transistor being connected in series to a light emitting device between the power supply line and a further line, a gate terminal of the driving transistor being connected to a first node between the first transistor and the first capacitor and a first terminal of the driving transistor arranged to receive a data signal;
- applying the first control signal to switch off the first transistor;
- applying the data signal to the first terminal of the driving transistor;
- applying the second control signal to switch off the second transistor.

26. A method as claimed in claim 25, comprising:

- applying the second control signal to a third transistor connected in series between the power supply and the driving transistor and to a fourth transistor connected in series between the light emitting device and the driving transistor to switch off the third and fourth transistors whilst the second transistor is switched on, and switch

on the third and fourth transistors whilst the second transistor is switched off, wherein one terminal of the second transistor is coupled to one terminal of the driving transistor at a second node between the driving transistor and the third transistor.

27. A method as claimed in claim 26, wherein the third and fourth transistors are p-channel type transistors.

28. A method as claimed in claim 26, comprising:

applying the second control signal to a fifth transistor connected between a data signal line and a third node between the driving transistor and the fourth transistor to switch on the fifth transistor whilst the second transistor is switched on and switch off the fifth transistor whilst the second transistor is switched off.

29. A method as claimed in claim 28 comprising:

applying the first control signal to a sixth transistor coupled in series between the fourth transistor and the light emitting device, to switch off the sixth transistor whilst the first transistor is switched on, the sixth transistor being of the opposite channel type to the first transistor.

30. A method as claimed in claim 29 comprising:

applying the first control signal to a seventh transistor coupled in series between the gate terminal of the driving transistor and the first node and to an eighth transistor coupled between the power supply line and a fourth node between one terminal of the seventh transistor and the gate terminal of the driving transistor, wherein the eighth transistor is of the same channel type as the first transistor and the seventh transistor is of the opposite channel type to the first transistor, to switch off the seventh transistor and to switch on the eighth transistor whilst the first transistor is switched on.

31. A method as claimed in claim 30, comprising:

applying the first control signal to a ninth transistor connected between the first node and the terminal of the second transistor that is connected to the gate terminal of the driving transistor and applying the second control signal to a tenth transistor coupled between the first node and the other terminal of the second transistor that is connected to a second terminal of the driving transistor, wherein the ninth transistor is a p-channel type transistor and the tenth transistor is an n-channel type transistor, to switch off the ninth transistor when the first transistor is switched on and to switch on the tenth transistor when the second transistor is switched on.

32. A method as claimed in claim 25, wherein the reference line is a data signal line, wherein the first transistor is connected in series between the fifth transistor and the capacitor, whereby the data signal line is the reference line, the method comprising:

after applying the first control signal to switch on the first transistor and before applying the first control signal to switch off the first transistor, applying a pre-charge signal on the data signal line, the pre-charge signal having a value lower than the data signal.

33. A method of driving a pixel circuit that includes a first transistor having a first gate terminal, a first terminal and a second terminal, a second transistor having a second gate terminal, a third transistor that has a third gate terminal and that controls electrical connection between the first gate

terminal and the second terminal, a fourth terminal that controls electrical connection between a current driven element and the first transistor, and a fifth terminal that controls electrical connection between the second terminal and a predetermined voltage, the method comprising:

producing a first state of the pixel circuit in which the second terminal being set to a predetermined voltage by turning on the fifth transistor;

producing a second state of the pixel circuit in which the first terminal is electrically connected to the second terminal through the third transistor at least a part of a first period during which the first terminal receives a data signal through the second transistor; and

producing a third state of the pixel circuit in which a driving current of which a current level corresponds to

a conduction state set through the second state is supplied to a current driven element through the first transistor and the fourth transistor,

the second terminal being electrically disconnected from the predetermined voltage in the second state,

the first terminal being electrically disconnected from the current driven element in the second state, and

one control signal being supplied to the second gate terminal, the third terminal, the fourth terminal, and the fifth terminal in common.

* * * * *

专利名称(译)	像素电路		
公开(公告)号	US20050237281A1	公开(公告)日	2005-10-27
申请号	US11/067669	申请日	2005-02-28
[标]申请(专利权)人(译)	精工爱普生株式会社		
申请(专利权)人(译)	SEIKO EPSON CORPORATION		
当前申请(专利权)人(译)	SEIKO EPSON CORPORATION		
[标]发明人	TAM SIMON		
发明人	TAM, SIMON		
IPC分类号	H01L51/50 G09G3/20 G09G3/30 G09G3/32		
CPC分类号	G09G3/3233 G09G2300/0426 G09G2300/0819 G09G2320/043 G09G2310/0262 G09G2320/0233 G09G2320/0252 G09G2300/0842		
优先权	2004004919 2004-03-04 GB		
其他公开文献	US7528808		
外部链接	Espacenet	USPTO	

摘要(译)

已知补偿驱动诸如电流驱动的有机发光器件的发光器件的像素电路中的驱动晶体管的阈值电压变化。然而，这种像素电路的编程和初始化可能很慢并且需要多条控制或信号线。本发明提供一种像素电路，包括用于二极管连接驱动晶体管的n沟道晶体管和用于减少信号和控制线数量的装置。

